PubPeer
The online Journal club
login
create account
Home
Publications
Design and evaluation of dynamic partial reconfiguration using fault tolerance in asynchronous FPGA
Microprocessors and Microsystems (2019) -
Comments
doi: 10.1016/j.micpro.2019.102892 issn: 0141-9331
S. Lekashri, P. Sakthivel
Go to article
Go to preprint
Elsevier BV
Comments awaiting moderation ({{totalComments}})
Review last reports ({{totalReports}})
Review last email suggestions ({{totalPendingEmails}})
Last month's whitelisted comments ({{totalWhitelistedComments}})