DFT Technique to Conclusively Translate Floating Nodes to High IDDQ Current in Analog Circuits
2008 17th Asian Test Symposium (2008) - 0 Comments
doi: 10.1109/ats.2008.70 

Ricky Smith , Jiang Shi

Attach files by dragging & dropping, selecting them, or pasting from the clipboard. Uploading your files… We don’t support that file type. with a PNG, GIF, or JPG. Yowza, that’s a big file. with a file smaller than 1MB. This file is empty. with a file that’s not empty. Something went really wrong, and we can’t process that file.

Comment must be at least 15 characters.
You have not yet installed the PubPeer browser plugin and will not see PubPeer comments on other websites. Install it here!