Custom VLSI design of efficient low latency and low power finite field multiplier for Reed-Solomon codec

ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196) (2024) - Comments
doi: 10.1109/iscas.2001.922302

Lijun Gao, K.K. Parhi