Design of a Bufferless Photonic Clos Network-on-Chip Architecture
IEEE Transactions on Computers (2014) - Comments
doi: 10.1109/tc.2012.250  issn: 0018-9340