Design of multioutput CMOS combinational logic circuits for robust testability

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (1989) - Comments
doi: 10.1109/43.41507 issn: 0278-0070

S. Kundu