On variable clock methods for path delay testing of sequential circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (1997) - Comments
doi: 10.1109/43.663815 issn: 0278-0070

T.J. Chakraborty, V.D. Agrawal, M.L. Bushnell